Design a 4-bit up/down counter that has 2 to 1 multiplexors whose control bit allows you to select between one of two counting modes up or down. It should be able to indicate when a count overflow takes place this means detect and indicate the 0000->1111 transition when counting down and detect and indicate the 1111->0000 transition when counting up.