In a Built in Self Test, for a combinational logic system, what are the advantages of using a counter instead of an ALFSR to generate testing vectors for 2 cases:
- a high number of state variables and entries
- a low number of state variables and entries
Also, the BIST contains a sweep register. How does it work and what does it do? With a link to a schematic, if possible.