Q1. prepare a detail note on the Instruction Pipelining in RISC computer?
Q2. Transform the 0.859375 to the Binary equivalent.
Q3. What do you mean by PC relative addressing? prepare down an application of this mode of addressing.
Q4. Describe in brief prepare-through or store-through method in the context of the cache memory.
Q5. Sketch a daisy chaining scheme to assign the order of priority of interrupts. Point out in brief the arbitration method.
Q6. What do you mean by the words ‘loosely coupled’ and ‘tightly coupled’ in parallel computers?
Q7. describe in brief the four page replacement policies.