design a finite state machine similar to a 3 bit counter. in this case you will have 3 bits of state which you can think of as a 3 bit unsigned number, but this time the counter must count by 3s--the sequence it goes through should be 0, 3, 6, 1, 4, 7, 2, 5, 0, 3, 6, 1 produce a truth table showing what the next state of the machine should be as a function of the current state. then produce a combinational circuit using gates and D-flipflops that implements this state machine. label the least and most significant bit.