Ask Computer Engineering Expert

Project -

The primary goal of this project is for you to develop skills in expert circuit design (including the use of cells), simulation and layout. You may work individually or in groups of 2.

Your task is to implement a fast 16-bit CMOS adder. You can implement any kind of adder EXCEPT for a standard static ripple adder. So, for example, you can implement a carry-skip or carry look-ahead adder, Laner-Fischer, Brent-Kung, Kogge-Stone, Slanskly, Han-Carlson, etc. You CAN do a ripple adder as long as you do it in an alternative logic family such as Domino logic or pass-transistor logic (hint: one of these is likely to be easiest and perhaps smallest, whereas something like HanCarleson, etc., will likely be fastest).

To add an element of fun, awards may be given to the student teams that produce the fastest adders and the smallest ones, with double-points for both! Professor Kleinfelder reserves the right to choose the winner(s) based on his judgment of the over-all quality of the projects and not merely on performance numbers.

To give the contest a level playing field, all inputs must be designed to be compatible with minimum-sized input inverters or buffers as input signals. Although you need not include these, no excessively large transistors should be used at the inputs (you can, if you wish, use extra inverters, but include them in your area computation).

Both the inputs and the outputs must all be non-inverting. If you require A an A_bar, etc., as inputs, then you must include the extra inverters to produce them. The exception is for fully-differential designs, which may use both in and in_bar for all inputs and outputs without adding special inverters to provide them.

Of course, it must function correctly as an adder! It is also your job to determine the critical path for your adder. In many cases - but not always - it would be something like this: Initially have all inputs (A0-15, B0-15, Cin) low, and then raise all A's and Cin high simultaneously. Measure the time between when Cin goes high and Cout goes high, and the time until the slowest Sum bit changes. After it settles, make all inputs low again and measure those delays too. Do it yet again, but with all B's going high, and then going low. The speed of the chip is the WORST (longest) delay time for any of these transitions.

To measure the size of your adder, you will calculate the area in square microns of the smallest rectangle (on an X-Y grid, not tilted) that will encompass the entire adder along with any necessary inverters.

To measure both, multiply area times the worst-case rise/fall time. (Smaller is better, obviously.)

Creativity is encouraged, and I'm looking forward to seeing how people try to go as fast as possible. Gaming the adder such that it will only work fast for the above test is not fair, though. On the other hand, I will respect efforts to make the smallest possible adder regardless of speed.

Your professional-looking report should include the following:

  • A description of the adder's approach and other commentary, conclusions, etc. You may use figures from the book with appropriate attribution, but you may NOT use figures, text, etc. from the internet, other student's work etc. Copyright is violated by over-use of others' figures, etc., even with attribution.
  • Plots and schematics of the whole adder and the various cells (1 bit adder, etc.). Please provide a separate plot that shows the cell hierarchy.
  • You MUST use cells appropriately. For example, people would normally have a cell for one bit, for groups of bits (e.g. every 4), for any ancillary logic, and for the whole adder. Use a minimum of "painted" connections (metal, etc., painted over or between the cells). Ideally, cells should abut without any painted connections between them. Designs that are "flat" - without hierarchy - will be considered seriously incomplete.
  • Simulation results that demonstrates speed, e.g., shows the propagation of the carry down the whole chain and the evolution of the sum bits. Please provide simulation results from the extracted layout.
  • A summary box giving the size and worst-case speed of the adder, plus the two results multiplied together.

Computer Engineering, Engineering

  • Category:- Computer Engineering
  • Reference No.:- M92024684

Have any Question?


Related Questions in Computer Engineering

Does bmw have a guided missile corporate culture and

Does BMW have a guided missile corporate culture, and incubator corporate culture, a family corporate culture, or an Eiffel tower corporate culture?

Rebecca borrows 10000 at 18 compounded annually she pays

Rebecca borrows $10,000 at 18% compounded annually. She pays off the loan over a 5-year period with annual payments, starting at year 1. Each successive payment is $700 greater than the previous payment. (a) How much was ...

Jeff decides to start saving some money from this upcoming

Jeff decides to start saving some money from this upcoming month onwards. He decides to save only $500 at first, but each month he will increase the amount invested by $100. He will do it for 60 months (including the fir ...

Suppose you make 30 annual investments in a fund that pays

Suppose you make 30 annual investments in a fund that pays 6% compounded annually. If your first deposit is $7,500 and each successive deposit is 6% greater than the preceding deposit, how much will be in the fund immedi ...

Question -under what circumstances is it ethical if ever to

Question :- Under what circumstances is it ethical, if ever, to use consumer information in marketing research? Explain why you consider it ethical or unethical.

What are the differences between four types of economics

What are the differences between four types of economics evaluations and their differences with other two (budget impact analysis (BIA) and cost of illness (COI) studies)?

What type of economic system does norway have explain some

What type of economic system does Norway have? Explain some of the benefits of this system to the country and some of the drawbacks,

Among the who imf and wto which of these governmental

Among the WHO, IMF, and WTO, which of these governmental institutions do you feel has most profoundly shaped healthcare outcomes in low-income countries and why? Please support your reasons with examples and research/doc ...

A real estate developer will build two different types of

A real estate developer will build two different types of apartments in a residential area: one- bedroom apartments and two-bedroom apartments. In addition, the developer will build either a swimming pool or a tennis cou ...

Question what some of the reasons that evolutionary models

Question : What some of the reasons that evolutionary models are considered by many to be the best approach to software development. The response must be typed, single spaced, must be in times new roman font (size 12) an ...

  • 4,153,160 Questions Asked
  • 13,132 Experts
  • 2,558,936 Questions Answered

Ask Experts for help!!

Looking for Assignment Help?

Start excelling in your Courses, Get help with Assignment

Write us your full requirement for evaluation and you will receive response within 20 minutes turnaround time.

Ask Now Help with Problems, Get a Best Answer

Why might a bank avoid the use of interest rate swaps even

Why might a bank avoid the use of interest rate swaps, even when the institution is exposed to significant interest rate

Describe the difference between zero coupon bonds and

Describe the difference between zero coupon bonds and coupon bonds. Under what conditions will a coupon bond sell at a p

Compute the present value of an annuity of 880 per year

Compute the present value of an annuity of $ 880 per year for 16 years, given a discount rate of 6 percent per annum. As

Compute the present value of an 1150 payment made in ten

Compute the present value of an $1,150 payment made in ten years when the discount rate is 12 percent. (Do not round int

Compute the present value of an annuity of 699 per year

Compute the present value of an annuity of $ 699 per year for 19 years, given a discount rate of 6 percent per annum. As