(Answered) Problem 1a block direct mapping cache has lineslot that

Engineering

PROBLEM 1

A block direct mapping cache has line/slot that contains 4 words of data. The cache size is 16k line. Main memory contains 16k blocks of 128 byte each.

a) What is the total capacity of main memory in Mbytes?

b) How many bits are used for main memory address?

c) How many bits for words in cache?

d) How many bits for lines/slots in cache?

e) Draw the format for main memory address by specifying the size of tag, line/slot and word?

PROBLEM 2

A block direct mapping cache has lines/slot that contains 4 words of data. The cache size is 64 k line and the main memory capacity is 16Mbytes.

a) How many bits are used for memory address?

b) How many bits for words in cache?

View complete question

Computer Engineering, Engineering

Category:- Computer Engineering
Reference No.:- M91626920
Price:- $20

Verified Expert

Priced at $40 Now at $20, Verified Solution

Have any Question?Write your Review or question?

Related Questions in Computer Engineering

What are some of the basic principles involved with

What are some of the basic principles involved with utilizing the ADT stack? What are some applications that could effectively utilize a stack?

Question the states of california arizona new mexico utah

Question : The States of California, Arizona, New Mexico, Utah, and Nevada each send a team of 6 delegates to the Sounth Western States annual conference. A sub commitee of 9 is to be formed to discuss water rights. How ...

Question please research a professional white paper

Question: Please research a professional white paper (academic) PDF format and with in the last two years that is relevant to this class and outline a 750 word document in APA format include the following: cover sheet, i ...

Qestion what is your understanding of the term computer

Question: What is your understanding of the term "computer"? Why do we call it computer? Is that what it does? The response must be typed, single spaced, must be in times new roman font (size 12) and must follow the APA ...

Let a and b be events the symmetric difference atriangleb

Let A and B be events. The symmetric difference A(triangle)B is defined to be the set of all elements that are in A or B but not both. In logic and engineering, this even is also called the XOR (exclusive or) of A and B. ...

Qnbspvirtualbox aside what steps do you think are required

Q) VirtualBox aside, what steps do you think are required if we bought a brand new drive and plugged it into our system internally? a. Internally / externally, does it matter? b. If we plug it into the system, will it ju ...

What type of monopoly is sydney water describe the main

What type of monopoly is Sydney Water? Describe the main characteristics of this monopoly type in general and in relation to Sydney Water.

Compare remote authentication dial-in user service radius

Compare Remote Authentication Dial-In User Service (RADIUS) and Terminal Access Controller Access-Control System Plus (TACACS+).

Lnguage isnbspcgenerate a sparse vector class with

Language is C++ Generate a sparse vector class with * operator, such as Vector Vector::operator * (Vector& param) A multiplication (*) operators returns element-wise multiplication of two vectors in another vector. Giv ...

Question read a sentence with period at the end display the

Question: Read a sentence with period at the end. Display the sentence so that all vowels are in uppercase sample I/O Enter a sentence: proud is self-respect. Output: prOUd Is sElf-rEspEct. I have written a c++ code for ...

4,153,160 Questions Asked
13,132 Experts
2,558,936 Questions Answered

Ask Experts for help!!

Looking for Assignment Help?

Start excelling in your Courses, Get help with Assignment

Write us your full requirement for evaluation and you will receive response within 20 minutes turnaround time.

Ask Now Help with Problems, Get a Best Answer

Recent Questions

Ask Computer Engineering Expert