Q1) This question is related to the following sequence of instructions:
1w $5, 16 ($5)
sw $6, 50 ($1)
add $2, $3, $1
sw $2, $50 ($1)
sub $5, $3, $1
I-Mem Add Mux ALU Regs D-Mem Sign-extend Shift-left-2 500ps 100ps 30ps 150ps 200ps 750ps 80ps 30ps
a) Given the datapath shown in, and the latencies above for the individual elements of the datapath, compare clock cycle time of the single-cycle and the five-staged pipelined datapath.
b) Calculate the pipeline speed-up ratio.