For what is defparam used?

Though,  during  compilation  of  Verilog  modules,  parameter  values  can  be  altered  separately  for every module instance. This allows us to pass a distinct set of parameter values to every module during compilation regardless of predefined parameter values.

There are two ways to override parameter values:

-  Through the defparam statement

-  Through module instance parameter value assignment.