For the following repeating sequence of 1w address (given in hex) and cache configurations... Assuming least recently used (LRU) replacement for associative caches, determine the effective miss rate if the sequence is input to the following caches, ignoring startup effects (i.e., compulsory misses).
74 A0 78 38C AC 84 88 8C 7C 34 38 13C 388 18C
Note that the cache capacity is 16 words.
(a) Direct mapped cache, b = 1 word
(b) Fully associative cache, b = 2 words
(c) Two-way set associative cache, b = 2 words
(d) Direct mapped cached, b = 4 words.