Develop a Verilog system which will accept a block of data words; then check the parity for each data word and for the block. The system must output each of the 8-bit data words, issue a word error if parity is incorrect for any word, and issue a block error if the block check word is in error.