Develop a verilog system which utilizes a block code for the error management. The system must accept a 15-word block of 8-bit data words one word at a time, produce odd parity over the individual words, and even parity over block, output each of the 15 9-bit data words, followed by block check character.