Create the digital building block adder in Verilog. Give baseline design (of minimum cost) and improved design (of higher performance). Compile, simulate, and synthesis your Verilog codes. Show both designs are functional correct (from simulation). The improved design gets higher performance than baseline design (from simulation). Baseline design costs less than improved design (from synthesis). Deliverables must include: design explanation/specification, two designs in Verilog, testbenches in Verilog, what software package (Verilog compiler, simulator, synthesizer), and cell library (giving cell areas, and delays) you are using, and simulation and synthesis results.